Manuel… Elsa P… Arav M… Teun v…

When designing an interface to let a 5V TTL output safely drive a 3.3V CMOS input, how do we ensure the device is not damaged? The fault-shifter circuit must tolerate 5V logic high and limit the signal to 3.3V plus a margin. It should be robust against possible faults and provide a professional solution for every single connection now.