Sunna … Ruben … Hugo L…

Where do we place a fault-shifter circuit interface that allows a 5V TTL output to safely drive a 3.3V CMOS input? The circuit should tolerate the 5V logic high and provide 3.3V plus a safe margin to the CMOS side. This robust interface must protect against possible faults and ensure that the downstream device is never compromised now.