Jamal … Trine … Valent… Ugur D…

Where should I start when designing a fault-shifter circuit interface for a 5V TTL output to drive a 3.3V CMOS input? The interface needs to manage 5V high levels and cap the voltage at 3.3V plus a safe margin. It is vital that the circuit remains robust against possible faults to protect all of the downstream hardware effectively.