Indexof

Dora T… Giovan… Briann… Benedi…

  • 25 Views

How can a user design a fault-shifter circuit interface that allows a 5V TTL output to safely drive a 3.3V CMOS input? The interface should tolerate the 5V logic high and present 3.3V plus a safe margin to the input. It is also important to be robust against possible faults to keep the downstream device safe and working properly today.

Loading special offers...

Leave a comment