Aristo… Pentti… Mette …

Where is the best way to design a fault-shifter circuit interface that lets a 5V TTL output safely drive a 3.3V CMOS input? The goal is to tolerate the 5V logic high while presenting 3.3V plus a safe margin to the CMOS side. This robust circuit should effectively manage possible faults to ensure the downstream device is never harmed.