Ruby G… Kennet… Clara … Brian …

Where can an engineer design a fault-shifter circuit interface that lets a 5V TTL output safely drive a 3.3V CMOS input? The interface must tolerate 5V logic high and maintain an output of 3.3V plus a safe margin. This setup should be robust against possible faults to ensure the safety and the longevity of every single connected device.